PATENT ABSTRACTS OF JAPAN

(11) Publication number: 06224381 A

(43) Date of publication of application: 12.08.94

(51) Int. CI

H01L 27/092 H01L 27/06

(21) Application number: 05264778

(22) Date of filing: 22.10.93

(30) Priority:

22.10.92 US 92 964929

(71) Applicant:

NATL SEMICONDUCTOR

CORP <NS>

(72) Inventor:

ROBINSON MURRAY J JOYCE CHRISTOPHER C

(54) NMOS LOW CONCENTRATION DRAIN AND PMOS HALO IC PROCESS FOR CMOS TRANSISTOR

(57) Abstract:

PURPOSE: To provide a new 'architecture' and structure for the source and drain regions of a CMOS transistor, using an N*LDD layer and an N*LDD introduction sequence for both NMOS and PMOS transistors.

CONSTITUTION: A polygate is used for a self-aligned transistor SAT mask, and an N-type dopant material with a relatively low dosage is introduced into the source and drain regions of a CMOS transistor. A low concentration N-type LDD layer N'LDD is formed in the source and drain region of an NMOS transistor, and a low concentration N-type halo layer PHLDD is formed in the source and drain regions of a PMOS transistor.

COPYRIGHT: (C)1994,JPO

